\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand*\HyPL@Entry[1]{}
\HyPL@Entry{0<</S/D>>}
\@writefile{toc}{\contentsline {section}{\numberline {1}STM32 命名规则}{2}{section.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {1.1}型号解码}{2}{subsection.1.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces STM32 型号命名规则}}{2}{table.1}\protected@file@percent }
\newlabel{tab:STM32naming}{{1}{2}{STM32 型号命名规则}{table.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2}处理器架构}{2}{section.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}冯诺依曼架构 vs 哈佛架构}{2}{subsection.2.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces 冯诺依曼架构与哈佛架构对比}}{3}{table.2}\protected@file@percent }
\newlabel{tab:vonNeumannHarvard}{{2}{3}{冯诺依曼架构与哈佛架构对比}{table.2}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces 处理器架构对比}}{3}{figure.1}\protected@file@percent }
\newlabel{fig:arch}{{1}{3}{处理器架构对比}{figure.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}冯诺依曼架构工作流程}{3}{subsection.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {3}中断系统}{3}{section.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}软中断机制}{3}{subsection.3.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces 冯诺依曼架构核心部件工作流程}}{4}{figure.2}\protected@file@percent }
\newlabel{fig:von_neumann_workflow}{{2}{4}{冯诺依曼架构核心部件工作流程}{figure.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1}软中断示例代码}{4}{lstlisting.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4}时钟系统}{4}{section.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}时钟源类型}{4}{subsection.4.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces STM32时钟源}}{5}{table.3}\protected@file@percent }
\newlabel{tab:clocks}{{3}{5}{STM32时钟源}{table.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2}总线连接设备}{5}{subsection.4.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces STM32时钟树结构}}{6}{figure.3}\protected@file@percent }
\newlabel{fig:clock_tree}{{3}{6}{STM32时钟树结构}{figure.3}{}}
\gdef \@abspage@last{6}
